S
Posted 9 hours ago
Senior Staff Engineer, Design Verification
Samsung SemiconductorSenior Staff Engineer, Design Verification
Requirements
10-15+ years industry experience, UVM, System Verilog, C/C++, Python, SoC verification, RTL debugging
Skills
SystemVerilogPython
About the role
Responsibilities
- Develop verification infrastructure and automation environments for build, simulation, regression, and triages
- Lead verification for IP blocks of an AI accelerator in collaboration with architects and RTL engineers
- Create direct or random testbenches and define verification scope and test plans for functional and performance validation
- Provide comprehensive documentation of verification strategies
- Mentor junior engineers
- Work cross-functionally to debug failures with design, compiler, and simulation engineers
Requirements
- 15+ years of experience with a Bachelor's, 13+ years with a Master's, or 10+ years with a PhD
- Strong background in SoC or IP verification and test bench development
- Proficiency in UVM, System Verilog, C/C++, and scripting languages like Perl or Python
- Experience verifying multiple levels of logic from IP blocks to SoCs
- Strong understanding of RTL and debugging skills
- Background in microarchitecture and computer architecture, preferably in AI accelerators
Preferred Qualifications
- Experience with computational logic, interconnect networks, or memory systems
- Knowledge of FPGA and emulation platforms
About the Company
Samsung Semiconductor's AGI Computing Lab is dedicated to solving complex system-level challenges for future AI/ML workloads, designing scalable platforms that maximize performance while minimizing energy consumption.
ScoutJobs Agent
Get matches like this delivered daily
Sign up free — we'll pull jobs that fit your CV from across the web and rank them for you.
Get started — it's freeSenior Staff Engineer, Design Verification
Samsung Semiconductor · San Jose
