A
Posted 9 days ago
Design Verification Engineer
Altera
Requirements
Bachelor's or Master's degree in CS, Electronics, Electrical, Telecom, or VLSI Engineering, 8+ years experience in Design Verification, testing and debug, Proficiency with SystemVerilog and UVM flow, Understanding of AXI, PCIe, Ethernet, and MACSec protocols, Experience with VCS and Verdi simulation tools
Skills
SystemVerilogUVMFPGAAXIPCIeEthernetVCS
About the role
Responsibilities
- Design, develop, validate, and debug software abstractions and frameworks for FPGA acceleration
- Support embedded, data center, and communication clients through high-quality verification
- Perform testing, debugging, and performance grading for new products
- Provide technical support for customers and assist with new product releases and rollouts
- Mentor junior engineers and contribute to team technical growth
Requirements
- Bachelor's or Master's degree in Computer Science, Electronics, Electrical, Telecom, VLSI Engineering, or equivalent
- 8+ years of experience in Design Verification, testing, and debugging
- High proficiency with SystemVerilog and UVM flow
- Strong understanding of protocol specifications including AXI, PCIe, Ethernet, and Security IPs (e.g., MACSec)
- Hands-on experience with FPGA simulation tools such as VCS and Verdi
- Excellent communication and presentation skills
Preferred Qualifications
- System-level understanding of hardware and software integration
- Experience with performance grading and complex protocol verification
About the Company
Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation.
ScoutJobs Agent
Get matches like this delivered daily
Sign up free — we'll pull jobs that fit your CV from across the web and rank them for you.
Get started — it's freeDesign Verification Engineer
Altera · Bengaluru
